

## Notice of References Cited

Application/Control No. 09/531,910	Applicant(s)/Pater Reexamination YADAVALLI ET A			
Examiner	Art Unit			
Herng-der Day	2123	Page 1 of 1	ļ	

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,649,176	07-1997	Selvidge et al.	713/400
	В	.US-6,295,636	09-2001	Dupenloup, Guy	716/18
	С	US-6,370,493	04-2002	Knapp et al.	703/14
	D	ÚS-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

	TORLION FAILUI BOSSINENTO					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

## NON-PATENT DOCUMENTS

HOW ALL DOG MENTO			
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)	
	U	Bryant, "Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis", ICCAD-91, Digest of Technical Papers, 1991 IEEE International Conference on Computer-Aided Design, November 1991, pages 350-353.	
	٧		
	w		
	x		

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.